

Micropower Voltage Reference with Comparator

ISL21440

The ISL21440 is a micropower, FGA™ reference and comparator on a single chip. Drawing less than 1.8µA supply current over the full operating temperature range, the ISL21440 operates from a single 2V to 11V supply and can also be used with split bipolar supplies.

The ISL21440's on-board reference provides a 1.182V $\pm 0.5\%$ output. It features programmable hysteresis and TTL/CMOS compatible outputs that sink and source current. Low Bias currents permit high value divider resistors for typical circuit current drains of <2.5 μ A.

The low supply current makes the ISL21440 ideal for battery powered devices in battery level or low voltage monitors circuits.

The ISL21440 is a pin-compatible, performance upgrade of both the LTC1440, LTC1540, MAX921 and MAX931.


Features

- 1.8µA Supply Current Over Full Temperature Range
- Wide Supply Range. 2V to 11V
- Precision 1.182V ±0.5% Voltage Reference
- · Comparator with User Programmable Hysteresis
- Temperature Range -40°C to +125°C
- 8 Ld MSOP and 8 Ld TDFN Packages
- Pin Compatible Upgrade to MAX921 and LTC1440

Applications* (see page 13)


- · Low Battery Detector
- · Low Voltage Reset
- Overvoltage Monitor
- Window Comparator

Typical Application




1

Reference Voltage vs Temperature




Block Diagram



Pin Configuration

ISL21440 (8 LD MSOP, 8 LD TDFN) TOP VIEW



Pin Descriptions

PIN	SYMBOL	DESCRIPTION
1	GND	Ground pin. Sets the Comparator output low level.
2	V-	Negative Supply Input for Voltage Reference and Comparator.
3	IN+	Comparator non-inverting input pin. Range: V- to V+ -1.5V.
4	IN-	Comparator inverting input pin. Range: V-to V+ -1.5V
5	HYST	Comparator Hysteresis input. Accepts a voltage divided from the Reference output. Range is VREF - 50mV to VREF. Connect directly to VREF for zero hysteresis.
6	REF	Reference output. Source 2mA and Sink 10μA.
7	V+	Positive Supply Input for Comparator and Reference. Range is 2.0V to 11.0V
8	OUT	Comparator output, CMOS push-pull. Output swing referenced to V+ and GND.

Ordering Information

PART NUMBER (Notes 2, 3)	PART MARKING	V _{DD} RANGE (V)	TEMP RANGE (°C)	PACKAGE (Pb-free)	PKG. DWG. #
ISL21440IUZ	1440Z	2 to 11	-40 to +125	8 Ld MSOP	M8.118
ISL21440IUZ-T13 (Note 1)	1440Z	2 to 11	-40 to +125	8 Ld MSOP	M8.118
ISL21440IRTZ	1440	2 to 11	-40 to +125	8 Ld TDFN	L8.3x3G
ISL21440IRTZ-T13 (Note 1)	1440	2 to 11	-40 to +125	8 Ld TDFN	L8.3x3G

NOTES:

- 1. Please refer to $\underline{\mathsf{TB347}}$ for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL21440</u>. For more information on MSL please see techbrief <u>TB363</u>.

Table of Contents

Block Diagram
Pin Descriptions2
Absolute Maximum Ratings 5
Thermal Information 5
Environmental Operating Conditions
Recommended Operating Conditions5
Electrical Specifications5
Typical Performance Curves
Functional Description 11 Device Power 11 Comparator Section 11 Voltage Reference Section 11
Applications Information11Handling and Board Mounting11Hysteresis11Board Assembly Considerations12Special Applications Considerations12
Typical Applications 12 Low Battery Detector 12 Window Comparator 12
Revision History13
Products13
M8.118
L8.3x3G

Absolute Maximum Ratings

Supply Voltage Range, V+ to GND0.5V to +12V
IN+, IN- with Respect to V- $\dots -0.3V$ to $(V+) +0.3V$
GND with Respect to V 6.0V to -0.3V
V+ with Respect to V12V to -0.3V
REF, HYST with Respect to V0.3V to 1.5V
Out with Respect to GND (V+) +0.3V to -0.3V
Voltage on All Other Pins0.3V to V_{CC} + 0.3V
ESD Rating
Human Body Model
Machine Model
Charged Device Model
Latch Up (Tested Per JESD-78B; Class1, Level A) 100mA

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°	C/W) 6	_{JC} (°C/W)
8 Ld MSOP Package (Notes 5, 7)	. 1	54	55
8 Ld TDFN Package (Notes 5, 6)	. 6	8	8
Maximum Junction Temperature (Plas	stic Pac	kage).	+150°C
Storage Temperature Range		-65°C	to +150°C
Pb-Free Reflow Profile (Note 8)		see	e link below
http://www.intersil.com/pbfree/Pb	-FreeRe	eflow.as	<u>sp</u>

Recommended Operating Conditions

Temperature					 		-40°C to +125°C
Supply Voltage					 		2.7V to 5.5V

Environmental Operating Conditions

X-Ray Exposure (Note 4)......10mRem

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. Measured with no filtering, distance of 10" from source, intensity set to 55kV and 70mA current, 30s duration. Other exposure levels should be analyzed for Output Voltage drift effects. See "Applications Information" on page 11.
- 5. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 6. For θ_{IC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 7. For θ_{IC} , the "case temp" location is taken at the package top center.
- 8. Post-reflow drift for the ISL21440 device voltage reference output will range from 100mV to 1.0mV based on experimental results with devices on FR4 double sided boards. The design engineer must take this into account when considering the reference voltage after assembly.

Analog Specifications V+=+5.0V. V-=GND=0V unless otherwise specified, $T_A=+25$ °C. Boldface limits apply over the operating temperature range, -40 °C to +125 °C.

SYMBOL	PARAMETER	TEST COM	IDITIONS	MIN (Note 10)	TYP (Note 9)	MAX (Note 10)	UNITS
POWER S	SUPPLY			1			
V ₊	Supply Voltage Range	V- = GND		2.0		11.0	V
I _{CC}	Supply Current	IN+ = IN- +80mV,			0.46	0.75	μΑ
		HYST = REF				0.85	μΑ
COMPAR	ATOR		1	"	ı		
V _{OS} Input	Input Offset Voltage	$V_{CM} = 2.5V$	MSOP Package			±3	mV
						±3.25	mV
			TDFN Package			±3.6	mV
						±3.75	mV
I _{IN}	Input Leakage Current (IN+,	$V_{IN+} = V_{IN-} = 2.5V$	MSOP Package		0.1	1.4	nA
	IN-, HYST)		TDFN Package		0.1	1.5	nA
						3	nA
V_{CM}	Common-Mode Input Range		T	V-		(V+) - 1.5	V
CMRR	Common-Mode Rejection Ratio	V- to (V+ - 1.5V)	MSOP Package		1.2	3	mV/V
						3.5	mV/V
			TDFN Package		1.2	4.5	mV/V
						5	mV/V

FN6532.1 March 2, 2010 Analog Specifications V+=+5.0V. V-=GND=0V unless otherwise specified, $T_A=+25$ °C. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

SYMBOL	PARAMETER	AMETER TEST CONDITIONS		MIN (Note 10)	TYP (Note 9)	MAX (Note 10)	UNITS
PSRR	Power Supply Rejection Ratio	V+ = 2V to 11V	MSOP Package		0.25	1.1	mV/V
						1.2	mV/V
			TDFN Package		0.25	1.5	mV/V
						1.6	mV/V
V _{HYST}	Hysteresis Input Voltage			REF - 50mV		REF	V
t _{PHL}	Propagation Delay - High to	C _L = 100pF	Overdrive = 10mV		100		μs
	Low Transition		Overdrive = 100mV		50		μs
t _{PLH}	Propagation Delay - Low to	C _L = 100pF	Overdrive = 10mV		200		μs
	High Transition		Overdrive = 100mV		100		μs
V _{OH}	Output High Voltage	I _O = -10mA	+	(V+) - 0.4			V
V _{OL}	Output Low Voltage	I _O = 3mA				GND + 0.4	V
REFEREN	ICE	I				I.	
V_{REF}	Reference Voltage	No Load		1.176		1.188	V
ΔV_{REF}	Output Load Regulation	0 ≤ I _{SOURCE} ≤ 2mA			-0.5	-2.0	mV
						-2.5	mV
		0 ≤ I _{SINK} ≤ 10µA			0.1	2.0	mV
						2.5	mV
V+ = 3.0	V, V- = GND = 0V			<u> </u>	<u> </u>		
I _{CC}	Supply Current	IN+ = IN- +80mV,			0.40	0.7	μΑ
		HYST =REF				0.8	μΑ
COMPAR	ATOR			<u> </u>	<u> </u>		
V _{OS}	Input offset Voltage	$V_{CM} = 1.5V$	MSOP Package		±2.3	±3.4	mV
						±3.5	mV
			TDFN Package		±2.3	±4.2	mV
						±4.3	mV
I _{IN}	Input Leakage Current	$V_{IN+} = V_{IN-} = 1.5V$			0.1	1.1	nA
	(IN+, IN-, HYST)					3	nA
V _{CM}	Common-Mode Input Range			V-		(V+) - 1.5	V
CMRR	Common-Mode Rejection Ratio	V- to (V+ - 1.5V)	MSOP Package		1.2	5	mV/V
						5.5	mV/V
			TDFN Package		1.2	7.5	mV/V
						8	mV/V
PSRR	Power Supply Rejection Ratio	V+ = 2V to 11V	MSOP Package		0.25	1.1	mV/V
						1.2	mV/V
			TDFN Package		0.25	1.5	mV/V
						1.6	mV/V
V _{HYST}	Hysteresis Input Voltage		1	REF - 50mV		REF	V

Analog Specifications V+=+5.0V. V-=GND=0V unless otherwise specified, $T_A=+25^{\circ}C$. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

SYMBOL	PARAMETER	TEST COM	IDITIONS	MIN (Note 10)	TYP (Note 9)	MAX (Note 10)	UNITS
t _{PHL}	Propagation Delay - High to	$C_L = 100pF$	Overdrive = 10mV		100		μs
Low Transition	Low Transition		Overdrive = 100mV		50		μs
t _{PLH}	Propagation Delay - Low to	C _L = 100pF	Overdrive = 10mV		200		μs
	High Transition		Overdrive = 100mV		100		μs
V _{OH}	Output High Voltage	$I_O = -7mA$		(V+) - 0.4			V
V _{OL}	Output Low Voltage	I _O = 3mA				GND + 0.4	V
REFEREN	CE	,				ı	
V _{REF}	Reference Voltage	No Load		1.176		1.188	V
ΔV_{REF}	Output Load Regulation	0 ≤ I _{SOURCE} ≤ 2mA			-0.5	-2.0	mV
						-2.5	mV
		0 ≤ I _{SINK} ≤ 10μA			0.1	2.0	mV
						-2.5	mV

NOTES:

- 9. Over the specified temperature range. Temperature coefficient is measured by the box method whereby the change in V_{OUT} is divided by the temperature range; in this case, -40°C to +125°C = +165°C.
- 10. Parts are 100% tested at +25°C and +85°C. The -40°C and +125°C temperature limits are established by characterization and are not production tested.

Typical Performance Curves




FIGURE 1. I_{DD} vs TEMPERATURE




FIGURE 2. I_{DD} vs V_{DD}




FIGURE 3. V_{REF} vs TEMPERATURE




FIGURE 4. V_{REF} vs SUPPLY VOLTAGE




FIGURE 5. V_{REF} vs LOAD (SOURCE)




FIGURE 6. V_{REF} vs LOAD (SINK)




FIGURE 7. DROPOUT - V_{REF} OUTPUT




FIGURE 8. COMPARATOR OUTPUT LOW VOLTAGE vs LOAD




FIGURE 9. COMPARATOR OUTPUT HIGH VOLTAGE vs LOAD




FIGURE 10. HYSTERESIS - 0mV (V + = 5V)




FIGURE 11. HYSTERESIS - 12.5mV (V+ = 5V)




FIGURE 12. HYSTERESIS - 25mV (V+ = 5V)




FIGURE 13. HYSTERESIS - 37.5mV (V+ = 5V)




FIGURE 14. HYSTERESIS - 50mV (V+ = 5V)




FIGURE 15. HYSTERESIS - 0mV (V+ = 3V)




FIGURE 16. HYSTERESIS - 12.5mV (V+ = 3V)




FIGURE 17. HYSTERESIS - 25mV (V+ = 3V)




FIGURE 18. HYSTERESIS - 37.5mV (V+ = 3V)




FIGURE 19. HYSTERESIS - 50mV (V+=3V)




FIGURE 20. OUTPUT RESPONSE TIME vs INPUT OVERDRIVE (t_{PHL})




FIGURE 21. OUTPUT RESPONSE TIME vs INPUT OVERDRIVE (tplH)




FIGURE 22. POWER-UP/DOWN OUTPUT RESPONSE $(V + = 5V, IN + = V +, IN - = V_{RFF})$




FIGURE 23. POWER-UP/DOWN OUTPUT RESPONSE (V+ = 3V, IN+ = V+, IN- = V_{REF})

Functional Description

Device Power

The ISL21440 device has a single positive supply pin, V+, and two other supply pins, V- and GND. Normally for single supply applications the V- pin is tied to system ground as well as the GND pin. The separate ground pin allows the comparator to be powered by split supplies from ± 1.0 V to ± 5.5 V. Note that the minimum supply voltage will be 0.8V above the comparator maximum input level for accurate operation.

Comparator Section

The comparator inputs can swing from the negative supply (GND pin) to within 0.8V of the positive supply (V+). Alternatively, with the comparator input set at the 1.182V reference level, the minimum input voltage for accurate operation is 2.0V. If the inputs are expected to see voltage levels above V+ or below ground, they should be clamped with low leakage Schottky diodes.

The CMOS output swings essentially from the GND potential to V+ potential, depending on load current. If loads in excess of 1mA are expected, then a 0.1µF decoupling capacitor at the V+ pin should be added.

Voltage Reference Section

The voltage reference is a micropower FGA reference and is set to 1.182V $\pm 0.5\%$ at the factory. The reference output can source up to 2mA but the sink capability is very limited at only 10µA, maximum. Small value capacitors, up to 10nF, can be used on the reference output to lower noise if desired.

Applications Information

Handling and Board Mounting

FGA references provide excellent initial accuracy and low temperature drift at the expense of very little power drain. There are some precautions to take to insure this accuracy is not compromised. Excessive heat during solder reflow can cause excessive initial accuracy drift, so the recommended +260°C max

FN6532.1 intersil March 2, 2010 temperature profile should not be exceeded. Expect up to 1mV drift from the solder reflow process.

FGA references are susceptible to excessive X-radiation like that used in PC board manufacturing. Initial accuracy can change 10mV or more under extreme radiation. If an assembled board needs to be X-rayed, care should be taken to shield the FGA reference device.

Hysteresis

The Hysteresis function allows for changing the value of the reference switchover point depending on the previouse state of the comparator. This works to remove the effects of noise or glitches in the voltage detection input and provide more reliable output transitions.

Hysteresis is added to the ISL21440 by connecting one resistor between the REF and HYST pins (R_{REF}), and another resistor(R_{HYST}) between the HYST pin and ground. The hysteresis voltage (V_H) is designed to be twice the voltage difference between the HYST pin and REF pin ($V_H = 2 * (V_{REF} - V_{HYST})$). Since the reference voltage is 1.182V (V_{REF}), Equations 1 and 2 for these two resistors are shown as follows:

$$R_{REF} = V_{H}/(2*I_{REF}) = (V_{REF} - V_{HYST})/I_{REF}$$
 (EQ. 1)

$$R_{HYST} = (1.182 - V_H/2)/I_{RFF} = V_{HYST}/I_{RFF}$$
 (EQ. 2)

 I_{REF} is chosen to be less than the maximum output of the reference, usually 5µA is a safe value but for lowest power, 0.1µA can be used.

If the hysteresis is not used, the HYST pin should be tied to the REF pin.

Board Assembly Considerations

FGA references provide high accuracy and low temperature drift but some PC board assembly precautions are necessary. Normal Output voltage shifts of 100µV to 1mV can be expected with Pb-free reflow profiles or wave solder on multi-layer FR4 PC boards. Precautions should be taken to avoid excessive heat or extended exposure to high reflow or wave solder temperatures, this may reduce device initial accuracy.

Post-assembly X-ray inspection may also lead to permanent changes in device output voltage and should be minimized or avoided. If X-ray inspection is required, it is advisable to monitor the reference output voltage to verify excessive shift has not occurred. If large amounts of shift are observed, it is best to add an X-ray shield consisting of thin zinc (300µm) sheeting to allow clear imaging, yet block x-ray energy that affects the FGA reference.

Special Applications Considerations

In addition to post-assembly examination, there are also other X-ray sources that may affect the FGA reference long term accuracy. Airport screening machines contain X-rays and will have a cumulative effect on the voltage reference output accuracy. Carry-on luggage screening uses low level X-rays and is not a major source of output voltage shift, although if a product is expected to pass through that type of screening over 100x it may need to consider shielding with copper or aluminum. Checked luggage X-rays are higher intensity and can cause output voltage shift in much fewer passes, so devices expected to go through those machines should definitely consider shielding. Note that just two layers of 1/2 ounce copper planes will reduce the received dose by over 90%. The lead frame for the device which is on the bottom also provides similar shielding.

If a device is expected to pass through luggage X-ray machines numerous times, it is advised to mount a 2-layer (minimum) PC board over the top of the package, which along with a ground plane underneath will effectively shield it from 50 to 100 passes through the machine. Since these machines vary in X-ray dose delivered, it is difficult to produce an accurate maximum pass recommendation.

Typical Applications

Low Battery Detector

Figure 24 shows a typical implementation for the ISL21440, a low battery detector. The values for R_{REF} and R_{HYST} provide 20mV of hysteresis and 0.5µA I_{REF} . The input trip point for V_{detect} is the same as the reference voltage, 1.182V, and a resistor divider at the input sets the Lo_BAT trip point at 2.7V. The total current draw for the circuit is going to be 1.1µA for V_{DD} and 0.6µA for V_{BAT} .




FIGURE 24. LOW BATTERY DETECTOR WITH HYSTERESIS

Window Comparator

The ISL21440 can be combined with a micropower to produce a window comparator circuit. The circuit in Figure 25 uses a 3 resistor divider to produce high and low trip points, and the ISL28197 (800nA supply current) comparator is added to give the second output. The two outputs can be used separately for over or undervoltage indication, or a gate can be added as shown to report either in-window or out-of window condition.

The resistors are shown as Equations 3, 4 and 5 as follows.

Set:

$$R_3 = 1M(1\%)$$
 (EQ. 3)

$$R_2 = R_3[V_H/V_L - 1]$$
 (EQ. 4)

$$R_1 = R_3([V_H/V_{REF}-1]-R_2)$$
 (EQ. 5)

Example: For $V_H = 3.8V$, $V_I = 2.7V$ (3.3V \pm 0.5V)

 $R_2 = 402k$, $R_1 = 1.82M$ (can be 1%)

The resulting circuit draws about 3µA and works down to $V_{DD} = 2.2V.$




FIGURE 25. WINDOW COMPARATOR CIRCUIT

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
3/2/10	FN6532.1	Updated datasheet with the TDFN spec. Spec added on pages 5-6 are: VOS, IIN, CMRR and PSRR. Each spec has an added row for the TDFN package and the original limit for the MSOP package.
12/7/09	FN6532.0	Initial Release

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL21440


To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

intersil March 2, 2010

FN6532.1

Mini Small Outline Plastic Packages (MSOP)



NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA) **8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE**


O LEAD MINI OMALL COTLINE I LACTIO I ACKAGE									
	INC	HES	MILLIN	MILLIMETERS					
SYMBOL	MIN	MAX	MIN	MAX	NOTES				
А	0.037	0.043	0.94	1.10	-				
A1	0.002	0.006	0.05	0.15	-				
A2	0.030	0.037	0.75	0.95	-				
b	0.010	0.014	0.25	0.36	9				
С	0.004	0.008	0.09	0.20	-				
D	0.116	0.120	2.95	3.05	3				
E1	0.116	0.120	2.95	3.05	4				
е	0.026	BSC	0.65	-					
E	0.187	0.199	4.75	5.05	-				
L	0.016	0.028	0.40	0.70	6				
L1	0.037	0.037 REF		REF	-				
N	8	3		8	7				
R	0.003	-	0.07	-	-				
R1	0.003	-	0.07	-	-				
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-				
α	0°	6 ⁰	0°	6 ⁰	-				


Rev. 2 01/03


Package Outline Drawing

L8.3x3G

8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE (TDFN) Rev 0, 5/07









TYPICAL RECOMMENDED LAND PATTERN

15





NOTES:

- Controlling dimensions are in mm.
 Dimensions in () for reference only.
- 2. Unless otherwise specified, tolerance : Decimal ±0.05

 Angular ±2°
- 3. Dimensioning and tolerancing conform to JEDEC STD MO220-D.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

FN6532.1

March 2, 2010

5. Tiebar shown (if present) is a non-functional feature.

For additional products, see www.intersil.com/product tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil